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In radio transmission of binary" data, it is often
desirable to conserve bandwidth at the expense of signal
power. To reduce carrier bandwidth (switching rate), H bits
are used to change a parameter of the carrier, so the
carrier has 2" discrete combinations of amplitude,
frequency, or phase. A common form of M-ary data
transmission is composite amplitude shift keying (ASK) and
phase shift keying (?SK).
This report considers a simple circuit which can be used
to generate any arbitrary composite ASK and PSK carrier.
Circuit operation is described and measured performance
presented. To determine the noise behavior of particular
types of composite ASK and PSK, a demodulator and error
counter was built and used. Results are presented as curves
cf probability of error as a function of demodulator input
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The objective of this study is to investigate the
operation of an analog multiplexer when used to generate
composite amplitude-shift keying (ASK) and phase-shift
keying (?SK) carriers, sometimes called quadrature amplitude
modulated (QA3) carriers, when the message is digital data.
The analog multiplexer modulator is a simple circuit which
uses inexpensive components. This circuit also has the
potential of improving the noise performance of digital
communication systems by conveniently allowing the
generation of a variety of modulation formats.
E. 3ACK3ROUND
Digital communication systems assume increasing
importance as the use of digital systems expands. As the
number of installed or planned digital systems increases,
the cost cf individual components and the performance of the
system become increasingly important.
The noise performance of a digital communication system
is largely determined by the modulation scheme since the
11

modulation scheme determines the decision regions the
receiver must resolve. The simplest modulation scheme is
binary in which one of two possible signals is transmitted
during each signaling interval. Higher data rates can be
achieved over a channel of limited bandwidth at the expense
of increased transmitter power by increasing the number of
possible signals. In an M-ary scheme one of M possible
signals is transmitted during each signaling interval. Each
of the S possible signals represents a combination of N data
M
bits where H = 2" . Each possible signal is a symbol in the
*-ary message and is uniquely identifiable by its amplitude
and phase combination.
Typical H-ary modulation schemes transmit particular
modulated carriers such as quadrature phase shift keying,
8-phase shift keying, and 16-ievel composite amplitude and
phase shift keying [3af. 1 ]. An example of an M-ary scheme
is the composite ASK and PSK scheme in which the carrier
amplitude may be A or 2A and the phase may be 0° or 180°.
Four possible symbols may be transmitted each of which
represents two data bits. Figure 1.1 is the block diagram
of such a digital modulator. The input is a data stream;
the output is a modulated sinusoid. The coding scheme is
12

arbitrary, but the truth table in Fig. 1.2 is used for this
example. Given this coding scheme and the data stream d (t)
is Fig. 1.2, the modulator generates the voltage waveform
v(t) in Fig. 1.2. Figure 1.3 is the circuit diagram of a





Figure 1.1. 2-Phase f 2-Amplitude Digital Modulator Block
Diagraa
The typical modulation schemes may not be optimum. The
modulator in this study permits the transmission of a
carrier having an arbitrary ASK and ?SK format. Qse of this
modulator permits the experiment al investigation of the
noise performance of any type of ASK, ?SK, or combined
modulation. Determination cf the optimum type of modulation
















cp = 130° p = 180'
Figure 1.2.
Modulated Carrier Output:










Fig. 1.3. 2-Phase, 2 -Amplitude Modulator Circuit Diagram
C. SUMMARY OF RESULTS
The conclusion from this study is that the analog
multiplexer is suitable for use as a modulator. These
modulators allow the transmitted phasors to be placed
arbitrarily. The modulators are simple circuits using
inexpensive components.
The following chapters of this report deal with the
multiplexer, the modulator, and the experimental method.
Chapter II is an examination of the analog multiplexer.
Chapter III describes modulators using analog multiplexers.
It describes amplitude modulators, phase modulators, and
15

composite amplitude and phase modulators. The most general
modulator circuit described can transmit up to 81 phasors
from which 8 may be arbitrarily chosen. Chapter IV
describes the system and methods used to test the modulators
and gives the results of these tests. Chapter V contains
the conclusions and suggests further studies.
16

II. THE ANALOG MULTIPLEXER
The analog multiplexer used in this investigation is the
4051. No attempt is made to compare its performance with
other multiplexers. This chapter considers the suitability
of the analog multiplexer as a nodulator. The first section
discusses required characteristics and the second section
the measured performance of this specific multiplexer. The
conclusion is that the 4051 is a suitable device at the
carrier frequency and switching rates used in this
invest iga* ion.
A. REQUIRED CHARACTERISTICS
The minimum requirements for a multiplexer to function
satisfactorily as a carrier modulator are negligible
amplitude distortion, negligible phase shift, negligible OFF
current, uniform switch characteristics, a fast switching
capability, and negligible undesirable transients.
Amplitude distortion is a function of the ON resistance
of the switch. If the ON resistance varies with the applied
voltage, the switch will distort an applied sinusoid. In a
circuit that sums sinusoids the effects of such amplitude
17

distortion will appear at the output of the amplitude and
phase detectors as increased noise. The ON resistance of a
given switch should be constant for the range of applied
voltages. Circuit adjustment will be simplified if the set
of switches also has uniform ON resistance.
Negligible phase shift in the multiplexer is essential
in this phase modulator circuit. Since the switches in the
analog multiplexer are electronic, there is potential for
phase shift through the integrated circuit. Phase shift
will be negligible if it is constant regardless of the
applied voltage at the frequency used. Phase shift should
be uniform across the set of switches.
The OFF current must be low since any leakage will
appear as a phase shift when summed with another sinusoid.
The switch must be fast enough that the sinusoidal
carrier can be switched at the data rate.
Undesirable transients must be removable by filtering
without affecting the information content of the signal.
3. HE1SUBED PERFORMANCE
The National Semiconductor Analog Integrated Circuits
manual advertises the 40 51 as having low ON resistance,
typically about 80 ohms, with the switches matched to about
13

five ohms [Ref. 2]. The OFF resistance is claimed to be
high with input leakage currents typically 5 pA. The
switching time from control input to signal output is stated
as about 400 ns and the time from INHIBIT input to signal
output is typically 550 ns. The control lines are TTL
compatible with binary address decoding on the chip.
Four switches of a 405 1, tested in detail in the circuit
of Fig. 2.1, showed the ON resistances in Fig. 2.2. The ON
resistance varies less than three ohms for input voltages
under 1 V. If other resistors in the circuit are rauch
larger than this three ohm variation, amplitude distortion
will be negligible.
The 4051 in the test circuit of Fig. 2.1 showed no
discernable phase shift either in superimposed input/output
sinusoid displays or in Lissajous patterns. Figure 2.3 is a
dynamic display of a Lissajous pattern showing the output
from a 405 1 with seven inputs grounded and a 30 kHz signal
applied to the ether. The switching rate is 10 kHz. For
the purposes of this modulator, the phase shift across a
405 1 can be considered to be zero radians.
The OFF resistance of the 4051 is high, but a precaution












Pig. 2.1. ON Resistance Test Circuit
isolated. With a 0.7 13 V, 30 kHz sinusoid applied to all
sight inputs and with the chip INHIBIT lew, the output
across a 1063 ohm resistor is 3.628 V. Kith the INHIBIT
high the output is 3.31 mV. 3y carefully isolating the
input and output circuits, this leakage can be reduced to
less than 0.2 iV« It is important that this leakage be low
for the circuits that follow.
The turn-on and turn-off tines as controlled by the chip
INHIBIT are 500 as and 600 ns respectively.
Some transients were observed at the switching times.
















Pig. 2.2. ON Resistance of the 4051 Switches
The 4351 is suitable for use in this investigation. The
carrier frequency of 30 kHz can be passed with negligible
amplitude distortion and phase shift as long as the
21

Fig. 2.3. Sultiplaxer Phase Shift
amplitude is not greater than 1 V. The leakage current is
low if input and output circui-s are isolated. The switches
are quite uniform. The observed transients can be removed
by filtering. A da* a rate of 1 kHz is well within the
switching capability of the 4051.
22

III. ANALOG MULTIPLEXER j^ODULATOR
The value cf an analog multiplexer as a digital
modulator lies in its ability to select rapidly among
pre-se- signals. This chapter describes switching
modulators for M-ary phase, amplitude, and composite
phase-amplitude systems. The last section describes a
general analog multiplexer modulator which can generate up
to 81 points on the phase plane from which any eight ma y be
selected arbitrarily using 4-bit control codes on the
aodulators.
A. PHASE MODULATOR
Phase modulation with an analog multiplexer involves the
selection of one of a set of sinusoids with predetermined
phase relationships. The diagram in Fig. 3.1 represents a
modulator which may transmit any cf four sinusoids as
selected by the combination of data bits. The use of a
sir.qle lew-cost integrated circuit as a modulator is an
obvious advantage over more complex circuits. The ability
to pre-set and control precisely the phase shift circuits is
also ai vantage© us. A disadvantage of discrete phase











Pig. 3.1. Phase Modulator Block Diagram
The performance Df a u-phase modulator is shown in
Fig. 3.2 through Fig. 3.U. Figure 3.2 is a photograph of
the output of a 4-pn2.se modulator with a 30 kHz carrier and
data switching at 570 5 Hz. Figure 3.3 is a photograph of
the 16 -imes expanded display of the transient that occurred
at the center of Fig. 3.2. This transient was removed by a
bandpass filter. Figure 3.4 is the output of a 4-phase
modulator with a 30 kHz carrier and a 10 kHz switchina rate
shewn with the data clock superimposed.




Pig. 3.2. Phase Modulator Output
Pig. 3.3. Phase Switching Transien
25

Pig. 3.4. U-Phase Modulator Output
3. AMPLITUDE MODULATOR
Amplitude modulation may also be done simply with an
analog multiplexer. In this case we select a predetermined
voltage divider (Fig. 3.5). The data bits select the
resistor which, with R, establishes the output amplitude.
The performance 3f a u-amplitude modulator is shown in
Fig. 3.6 and Fig. 3.7. At the transition point of Fig. 3.6
there is a transient similar to that seen in the phase
modulator. This transient is removable by filtering. The
carrier frequency is 3 kHz and the switching rate is 9 kHz
in Fig. 3.6 and 1 kHz in Fig. 3.7. The amplitude
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Pig. 3.5. Amplitude Modulator Block Diagram
Pig. 3.6. Amplitude Modulator Output
27

Fig, 3.7. 4 -Amplitude Modulator Output
C. COMPOSITE AMPLITUDE AND PHASE MODULATORS
Composite amplitude and phase lodulation with analog
muitip lexers car. be done many ways. One way is to select
among sinusoids of pre- set phase and amplitude as in the
phase modulator described above. This, however, is rather
restrictive. Two multiplexers in combination provide more
flexibility.
1. i£z.?h§,se, a- Amp litude Modulator
Figure 3.3 is a block diagram of a modulator that
combines the phase and amplitude functions. In this
arrangement any of four amplitudes at any of fcur phase
23

angles may be selected. The output can be a 16-ary signal.
The four phase angles and the four amplitudes may be pre-set














Fig. 3.8. 4-Phase f 4-Amplitude Modulator 31oclc Diagram
The performance of a U-phase, u-amplitude modulator
show:, ir. Fig. 3.9 and Fig. 3.10. Figure 3.9 is the
29

output with a 30 kHz carrier and a 10 kHz switching rate
with periodic data switching both phase and amplitude
simultaneously. Figure 3.10 is the output with a 1 kHz
switching rate. Again the transitions are rapid with
negligible distortion.
?ig. 3.9. 4-?hase, 4 -Amplitude Modulator Output - 10 kHz
Some observations are in order. Any number of phase
angles and amplitudes may be generated. This number is
limited only by the number of inputs on the multiplexer. If
there were a need to io so, additional capacity could be had
by using the INHIBIT control of the multiplexer to select
30

Fig- 3.10. U-Phase, ^-Amplitude Modulator Output - 1 kHz
among chips. It is possible to carry separate data streams
in the amplitude and phase of the signal, but it may not be
desirable because 3f the significantly larger probability of
error in the amplitude detector as compared with the phase
detector. It would also be possible to clock the lata
inputs to the two multiplexers at different rates.
Figure 3.11 is the circuit diagram of a U-phase,
u-ampiitude modulator. The voltage follower in the output
buffers the 7oltage divider. The output amplifier matches
th€ voltage level to the channel. Details of the 4-phase









Fig. 3.11. 4-Phase, 4-Amplituda Modulator Circuit Diagram
TABLE I





Vout c D | Angle
3 5k 7/H 00
1 | 10k V/2 1 900
1
I
30k 3V/U 1 130O
1 1 I 1001c V 1 1 270O
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2« General Analog Multiplexer Modulator
The modulators described earlier have limited
flexibility in phasor placement. There is another class of
analog multiplexer modulators "hat gives greater
flexibility. Figure 3.12 is the block diagram of this
general analog multiplexer modulator.
The general analog multiplexer modulator output is
the sum of two sinusoids. The data inputs are the address
lines on a ROM which is programmed to select the input
sinusoids necessary to sum to the desired output. Figure
3.13 is a phase plane diagram of one possible output
constellation from this modulator. If, for example, we wish
to transmit the phasor designated "P" in Fig. 3.13 r we
select the cosine input weighted ,,C" and the sine input
weighted "Z". The modulator sums these two sinusoids giving
a sinusoid with the amplitude and phase indicated by phasor
The flexibility of the modulator lies in its ability
to sum sinusoids with any ore-set coefficients. There is no
reason the input coefficients must be equally spaced as
drawn. They may be any value. The use of the INHIBIT
control allows one to place the phasor on an axis, even at
toe origin if desired.
33


























Figure 3.12. General Analog Multiplexer Modulator Block
Diagraa
While the aodulator in Fig. 3.12 has 25 possible
output phasors, only four are arbitrary. One? one
















General Analog Multiplexer Modulator
Phase-Plane Diagram
The 4051 analog multiplexer used in this
investigation has eight inputs. This capability expands the
potential illustrated in Fig. 3.13 to nine points including
zerc on each axis for a total of 81 possible phasors with
sight arbitrary. The number of arbitrary phasors can be
made as larce as we oiease by increasing "he number of
multiplexers and changing the ROM to select both the
required chips and the required inputs.
35

The circuit of one implementation of the general
analog multiplexer modulator is shown in Fig. 3.14. The
experimental circuit was aligned for a 4-phase, 4-amplitude
cat put like that produced by tha modulator in Section 3.C.1.
The ROM was alsc programmed to give the same constellation
rotated U5°. These patterns demonstrate the flexibility of
the modulator while remaining compatible with the receiver
previously constructed. Appendix A gives the details of the
experimental circuits. Appendix 3 describes the programming
of the ROM.
The voltage followers in Fig. 3.14 buffer the
voltage dividers. The output amplifier sums the sinusoids
and reduces the voltage to a level compatible with the
channel.
The performance of the general analog multiplexer
modulator with periodic data is shown in Fig. 3.15 and with
random data in Fig. 3.16. The carrier is 30 kHz and the













Figure 3.15. General Analog Multiplexer Modulator Output
Periodic Data




IV. 2XPJR ^MENTAL M ET HOD
Both the U-phase, 4-amplitude modulator and the general
analog multiplexer modulator were built and tested. The
4-phase, 4-amplitude modulator ^ransmi-s the phase plane
constellation shown in Fig. 4.1. The general analog
multiplexer modulator transmits both the constellation in
Fig. 4.1 and that in Fig. 4.2. Both modulation schemes are
the same since the 45° rotation is with respect to an
arbitrary reference. Each of the 16 symbols represents four
bits of data.
The objective of the test was to determine if the
modulators, constructed as simply as Chapter III suggests,
would perform well enough to warrant further investigation.
The results support the basic concept. Further
investigation with this flexible modulator concept is
warranted.
The following sections describe the experimental system,
the experimental procedure, and the experimental results.
39

X X X X X X X X
Cosine
f Sine
Fig. 4.1. Experimental Phase Plane Constellation
A. EXPERIMENTAL SYSTEM
Figure 4.3 shows the experimental system that tests the
modulators by sending data to the modulators, adding a
variable level noise to the modulated signal, extracting an
estimate of the lata from the signal plus noise, and
counting errors in the receiver output. Appendix A





Pig. 4.2. Experimental Phase Plane Constellation
The data source is a 16-stage feedback shift register
which generates a pseudo-random sequence 65535 bits long.
The lata rare is 4 k3z . This data, with a random starting
point for each test run, is presented four bits at a time to
the modulator which transmits a carrier at an amplitude and
phase "hat represents the four-bit symbol. The symbol rate
through the transmission system is 1 kHz. The carrier













Fig. 4. 3. Experimental System
The transmitted symbol passes through a channel with a
variable signal to noise ratio. The output power level of
th« modulator is fixed at a predetermined value. The signal
tc noise ratio in the channel is varied by changing the
input noise level. The signal to noise ratio is measured at
the input to the detectors with an RMS voltmeter (H? 3U00A).
Signal and noise are measured separately with the other
input grounded. The idle channel noise was measured with
both carrier and noise inputs grounded and determined tc be
at least 50 d3 below the sianal level.
42

An error detector compares bit by bit the data estimate
from the receiver with the transmitted data and records the
ifferences as errors.
E. EXPERIMENTAL PROCEDURE
The objective of the experimental procedure was to
produce curves of the probability of error versus signal to
noise ratio over a probability of error range of about 10~ 2
to 10 _s . The procedure for taking data was the following:
1. The carrier level at maximum amplitude was fixed at a
level well within the dynamic range of system
components and recorded. This level was cons-ant for
all test runs.
2. The noise level was set to a value within the range of
interest and recorded.
3. Continuous random data was sent through the system.
4. The error detector counters were reset to zero and
started. The counters stopped after 100,000 data bits
had been examined. The number of errors in 100,000
bits was recorded.
5. Step 4 was repeated three times.
6. The errors in four runs were summed and the
probability of error was computed.
"7. Steps 2 through 6 were repeated for various signal to
noise ratios sufficient to generate the desired
performance curves.




Data taken with the procedure outlined in the preceding
section is summarize! in the curves displayed in Fig. 4.4
through Fig. U. 6. All three figures show the measured
probability of error of the composite system and the
defectors separately. Figure 1.4 is the set of curves for
the 4-phase, 4-amplitude modulator of Section III.C.1.
Figures 4.5 and 4.6 are the sets of curves for the general
analog multiplexer modulator transmitting the constellations
cf Fig. 4.1 and Fig. 4.2 respectively.
The curves shew differences, but they also show strong
similarities. The composite curves are within 2 d3 at a
10 -5 error rate. The differences are the resul* of
alignment variations in the receiver where a few millivolts
change in a threshold or offse 4- adjustment made a
significant difference in performance. The magnitudes
expressed in the curves show that the receiver is not
optimum. A conclusion one should draw from the curves is
that the two classes of modulators are comparable. Another
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Modulation Schema cf Fig. 4.1
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7. CONCLUSIONS AND RECOMMENDATIONS
The analog multiplexer is a suitable device for a
digital modulator at the carrier frequency and data rate
used in -his research. It switches the carrier rapidly with
negligible distortion and generates only removable
transients.
The two classes cf modulator built for this
investigation perform well. The outputs of the 4-phase,
U-aaplitude modulator and the general analog multiplexer
modulator are comparable for a given modulation scheme. The
general analog multiplexer modulator, however, allows more
flexibility in the placement of phasors. There is no
inherent limit to the number of arbitrary phasors one can
generate. 3oth modulators are simple circuits using
inexpensive components.
Some suggestions for further study fellow:
1. Seek higher carrier frequencies and fasts
rates.
r symbol
2. "Jse the flexibitity of the general analog multiplexer
modulator to study optimum phascr placement in terms
of lowest post-detection probability of error.
3. Given optimum phascr placement, determine the optimum
iata-t o-phasor coding scheme.
U8

4. Look: at the effects of switching phase and amplitude
with independent data streams on independent clocks.
5. Look at the security and receiver addressing potential
of switching modulation schemes.
6. Determine if switching modulation schemes to optimize
the system dynamically improves the bit error






A. OVERVIEW OF THE EXPERIMENTAL SYSTEM
The experimental system consists of a -Transmission
system, a test system, and a timing system. The
transmission system contains the modulator, channel, and
receiver (Fig. A.1) . The test system has a data source and
an error detector. The timing system provides clocking for
both the transmission system and the test system. The








^ & "CS GtO
X
1
Fig. A.I. Experimental System Block Diagram
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3. TRANSMISSION SYSTEM HARDWARE
A complete tra r.s m issi on system is used to test the
operation of the modulator (Fig. A. 2). The transmitter is
just the modulator which is discussed in detail in Chapter
III. The channel adds white Gaussian noise * o the signal,
fcar.dlimi-s the sum, and provides level adjustment before the
receiver. The receiver has both amplitude and phase
detectors. Timing signals are from the common timing
















The transmission channel consists of a noise summer,
a bandpass filter, and a predetector level adjusting
amplifier (Fig. A. 3).
Noise
i
Mo i s e
S limine r
iulator




Fig. A. 3. Transmission Channel Block Diagram
a. Noise Summer
The noise summer provides isolation of the
modulator and the noise generator and provides the correct
voltage level into the bandpass filter (Fig. A. 4). The
modulated signal passes through a blocking capacitor to the
summer with an ir.put gain control. The signal level out of
the summer is fixed by the following procedure:
1. Ground the noise input.
2. Set -he modulator data input for a fixed output
carrier signal of maximum amplitude.
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3. Adjust the carrier input to the modulator to 2 V(p-p).
4. Adjust the signal gain for a summer output of
300 mV (?-?)
.
The noise goes through an isolating voltage follower no the
summer. The noise level may be set by adjusting the output















Pig. A. 4. Hoise Sanmer Circuit Diagram
b. Bandpass Filter
The ideal bandpass filter would pass all of the




the signaling rate and the modulation scheme. This system
operates at a Sy«bol rate of 1 kHz with both phase and
amplitude modulation at that frequency. The carrier
frequency is 30 kHz. A bandwidth of 3 kHz is a compromise
between low noise and low intersymbol interference.
The bandpass filter design is based on the
procedure of Helburn and Johnson [Ref. 3 ]• The Q of the
resulting filters is higher than that indicated in the
procedure. Using a gain of 2 and a Q of 6 rather than a Q
of 10 as indicated by the ratio of bandwidth to center
frequency resulted in the circuit in Fig. A. 5. The variable
resistors permit some adjustment of the center frequency.
They are adjusted for a maximum output with an unmodulated
30 kHz input.
The transfer function of the filter, generated
by sweeping the input frequency and recording the output on
a storage display speotrum analyzer, is shown in Fig. A. 6.
The 3 dB points ars 28.5 and 3 1.5 kHz.
The performance of the filter is shown in
Fig. A. 7 where the spectrum of the input noise is shown with
the spectrum of the filter output and in Fig. A. 3 where the
spectrua of the amplitude and phase modulated input signal
is shown with the spectrum of the filter output.
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C =^hF To Predetection
Amplifier
Fig. A. 5. 3andpass Filter Circuit Diagram
The signal out of the bandpass filter is shown
in Fig. A. 10. The input signal was the general analog
multiplexer modulator 4-phase, i-amplitude signal shown in
Fig. A. 9 which is similar to Fig. 3.15.
c. Predetection Amplifier
The predetection amplifier (Fig. A. 1 1) sets the
lev?! of the signal into the detectors. There are two
ad jastment s.
The gain of the first stage controls the i=vel
of the AC signal to the detectors. The level out of the


















Input and Output Spectra - Modulated Signal
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Figure A. 9. General Analog Multiplexer Modulator Output
Periodic Data










Pig. A. 11. Predetection Amplifier Circuit Diagram
the envelope detector is 2 . 5 7(p-p) . The input to the phase
detector is not critical at this stage since it is further
ampli f ied.
The DC adjust on the second stage biases the
signal above the dioie irop of the envelope detector.
2 . Re ceiver
The receiver has detectors to extract data from the
amplitude and phase information of the input signal
(Fig. A. 12) . The next paragraphs treat the two detectors.
a. Amplitude Detector
The amplitude detector is an envelope detector
followed by a lew pass filter, a decision circuit, and a




















Fig. A. 13. Amplitude Detector Block Diagram
An envelope detector was selected for
simplicity. It is recognized that other detector circuits
wcuid reduce the probability of error for a given ratio of
signal power to noise power. The demodulator is, however,
not a primary concern cf this research.
A voltage follower isolates the envelope
fletector from the input circuit and phase detector
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(Fig. A. 14). The diode has a voltage drop of about 0.8 V
that must be overcome to get an output. If the input signal
voltage is symmetric about zero, the low level envelope step
will be reduced compared to the other steps (Fig. A. 15)
.
Bith a properly chosen threshold, this probably would not
cause a problem, but for ease in setting the thresholds, the
input signal is biased to be symmetric about the diode
voltage (Fig. A. 18). This is done at the predetection











Figure A. 14. Envelope Detector and Low Pass Filter Circuit
Diagram
The 3C time constant of the envelope detector is





Pig. A. 15. Effect of Envelope Detector Diode Drop
The breakpoint of the low pass filter transfer
function is 26 00 Hz.
The decision devices in the decision circuit are
comparators (Fig- A. 1 6) . The signal from the low pass
filter lost he amplified to plao? it within the usable range
cf the comparators. Two stages of amplifiers retain a
positive-going signal. The range control adjusts the signal
gain of the amplifier which determines the range of levels
presented to the comoa rators. The DC bias sets the absolute
value of the levels. The comparators are connected for a
TTL compatible output [ Ref . U], This configuration requires
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in put levels between and 4 V. The range and DC bias are
set 10 give the voltage levels indicated on the
representative waveform in Fig. A. 17. Figure A. 18 is a
photograph of the actual waveform at the input to the
comparators.
The thresholds are the midpoints between levels
which one would expect assuming Gaussian noise.
Measurements of bit error rates versus threshold voltage
confirmed the ii&point threshold within experimental
accuracy (Fig. A. 19). Note the probability of error
variation with only 2. 0. 1 7 change in threshold voltage.
The final threshold values used in the experiment are shown
in Fig. A. 17.
The three comparator outputs from the decision
circuit carry the estimate of two data bits encoded
according to the truth table in Fig. A. 20. Data bit A
follows threshold 2 exactly, so only data bit B needs to be
decoded. That is done using a 74151, one-of-eight data
selector, with inputs 1 and 7 high and all others grounded

































Fig. A. 19. Bit Error Rate versus Threshold Voltage
b. Phase Detector
The oh as e detector a two- channel coherent
ultiplier followed by a lowpass filter, a decision circuit,
and a decoding circuit (Fig. A. 21). Since the circuitry and
operation of the in-phase and quadrature channels are the
same except for the reference sinusoid, only the in-phase
channel is described below.
A phase coherent system is assumed in this
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Possible Inputs j Data
T3 T2 T1 | A 3
I
3 1 1
1 1 ! 1
1 1 1 1 1
Aaplitude Data Decoder Truth Table and Circuit
Diagram
reference from the received signal. The reference sinusoids
at i taker, directly f:ca the same multi-phase source that
supplies the transmitter.
The signal from the predetection amplifier goes
through a DC blocking capacitor and a voltage follower which
isclate the phase detector from the rest of the system
(Jig. A. 22) . A signal conditioner corrects for phase shift


































Fig. A. 21. Phase Detector Block Diagram
amplitude variations. The phase shift compensator can be
adjusted by the following procedure:
1. Transmit a sinusoid with phase reversal modulation.
2. ~o
a










latacicrrs in u? Resistors in kQ,
Pig. A. 22. Signal Conditioner Circuit Diagram
3. Adjust the phase z otnper.s ator to produce a display
corresponding to phase coherence.
k zero crossing detector removes amplitude
information by producing a square output clipped at about
±2.3 V for input to the multiplier. This signal retains the
phase information. The offset control adjusts the relative
duration of the positive and negative excursions of the
resulting sguare wave. The balance control balances the
magnitude of the positive and negative excursions.
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The basic element of the phase detector is an
analog voltage multiplier (Fig. A. 23). The output of the
analog voltage multiplier is the instantaneous product of
the reference sinusoid and signal sguare wave. This product
integrates over time to +v if the two are in phase, -v if
they are out of phase, and if they are in quadrature. The
multiplier also includes an offset control to compensate for
all offsets in this branch of the system. The nominal
measured voltage at this summing input of the analog voltage
multiplier is 36 mV. This must be held to ±2 mV to maintain
satisfactory phase detector performance. The product from
the analog voltage multiplier goes through a buffering
voltage follower to an amplifier. The amplifier includes a
gain control to present the correct voltage levels to the
comparators. A lowpass filter removes the high frequency
ccmponen ts.
The decision devices are comparators configured
ftr TIL compatible outputs as are those in the amplitude
decision circuit (Fig. A.2'J) . The input signal to the phase
decision circuit is a three -level voltage with +V, -V, and
re ere sen ting respectively in-ohase, cut-of -phase, and











Fig. A. 23. Multiplier and Lowpass Filter Circuit Diagram
respond or.iy to inpats between and u V. The incoming
signal is applied to a diode and sent to one comparator and
it is inverted, applied to a second diode, and sen* to the
ether comparator. 3oth comparators then see positive input
voltages. The gains of the amplifiers in the svsc-m are set
to make the input voltage range at the comparators to
3.6 7. The threshold is 1.3 7. The waveform at the
comparator input is in Fig. A. 26.
The phase data decoder has as inputs the outputs
cf four comparators estimating two data bits with a straight






















Pig. A. 20- . Phase Decision Circuit Diagram
Voltage




Fig. A. 26. Phase Detector Comparator Input
decoding is by a 7414 8 priority encoder. The 74148 is a
negative logic device, so all signals must be inverted.
3« Haiti"Phase s o ur ge
The transmission system requires up to six sinusoids
of the same frequency but different phase angles for
coherent operation. The phase shift circuits of Stout and
Kaufmar. with aincr modification provide a convenient method
for generating the necessary phase shifts and controlling
the output amplitudes of the needed signals given a common










Anal? | C D
_- i +
0° (+450)
900 ( + 1350)
1800 ( + 2250)
270O ( + 3150)






The input oscillator is a Hewlett-Packard HP 204C The
chosen operating frequency is 33 kHz,
The circuit is constructed with 747 (dual 741)
operational amplifiers (Fig. A. 29). These amplifiers work
well a" the frequency and amplitudes used. The variable
feedback resistors control the gain. The variable resistors
tc ground adjust phase. There is scue interaction between
these controls, so peaking adjustments are necessary.
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Fig. A. 28. Multi-Phase Source Block Diagram
Pigore A. 30 shews the outputs of an 8-phase source




The test systea provides test data
:?c?i7=s the estiaate of the lata frcm
recoris errors (7ig. A . 3 1) .
the transmitter,
-=c — iv aT*. a** d
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C>w — — J-Ci w-Jl.
Fig. A. 29. Multi-phase Source Circuit Diagram
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Fig. A. 30. 8-Phass Source Output
TlPaLTismission System
Modu ] a ~^^ Receiver
3ont*gg De te ctov
Fig. A. 31. Test System Block Diagram
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1 • Data S ourc e
The data source is a 16-stage pseudo-random sequence
generator with feedback :a?s froa stages 16, 15, 13, and 4
(Fig. A. 32) [Ref. 6]. This connection generates a maximal
length sequence of 6 5535 bits. The data generator has
provision for getting cut. of the forbidden state (all 0) by
taking the parallel load enable high momentarily. Rarely
was ihis necessary and then only on start-up. The parallel
load enable could have been tied to the system CLEAR, but
this was not done to randomize the starting point within the
data sequence on each test run.
The data source also has a serial to four-bit
parallel converter since the transmission system handles
four bits in parallel (Rig. A. 33). The serial data stream
is clocked into a four -bin shift register and latched every
fourth bit. The latch output goes both to the modulator and
to the test system for later comparison with the received
es-imate.
2. Zrror Detector
The error detector detects bit errors (Fig. A. 34).
While symbol errors a ay be more aeaningful in an operating
systen, bit error iie nt if ication in this evaluation system
79
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Fig. A. 32. Pseudo-Random Sequence Generator Circuit Diagram
allows one to trace the source of the error. At the end cf
the current symbol period, the hold latch receives a copy of
the oarailel data which has been transmitted through the
30

Serial Data la + 5
-j -: >















1 t+ 1 I1— 7 ^9 5
Serial -=-= Clock 7 47 5
(IT)
Tick 2
Fig. A. 33. Serial to Parallel Converter Circuit Diagram
system. The output latch receives the estimate of the data
from the receiver data iecoders at the same time. At the
beginning of the following symbol period the held ar.d output
shift registers receive the data from the respective
latches. The output serial data clock shifts the data
through the shift registers at <* kHz or U times the symbol
rate. At exciusive-or gate compares stage 4 of the shift
registers. A difference is presented as a high to an AND
gate. If the data count pulse simultaneously is high, the
error oourter receives the puisa and counts an error.
It is possible to use the error datectcr cirouit to




























Pig. A.3U. Error Detector Block Diagram
exclusive-or gate compare the proper stage of the shift
registers. If, for example, the exclusive-cr gate gets its
input from stage two, only two bits will be compared daring
the syibol period. Four bits will be seen by the
32

exclusive- or gate, bat since the serial input to the shift
registers are grounded, the last two bits will always be
low. Using this technique one can determine selectively the
performance of the amplitude and phase modulation systems.
It is necessary only to insure the bits of interest are
loaded into the proper stages of the hold and output latches
and consider the reduced number of bits being compared.
3 . Counters
The test system has two counters, a bit counter and
an error counter. The basic counter is a three decade
counter and display circuit (Fig. A. 36). The error counter
is just a basic counter with the count input coming from the
error detector* The data bit counter has a basic three
decade counter precaded by a two decade divider for a
1CO,000 bit count capacity (Fig. A.3^). The carry-ou- of
the high order stage is the SIC? COUNT pulse. This makes
the system count 100,000 data bits and the errors made in
these 100,000 bits and stop. The count input for the bit
counter comes directly from the system data count pulse
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Fig. A. 35. 2rror Detector Circuit Diagram
84

























MAN 7 2 .,
+ o
MAM 7
714^+7 MAN 7 2
?. = 330fl
Fig. A. 36. Basic Countsr Circuit Diagram
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1 • Timing Begnirs Bent
s
The tiling system provides synchronization between
the transmitter and receiver and clocks the test system.
The symbol period must be clearly defined so the received
symbol can be sampled near the end of the period. This
symbol period defines the operating rate of the entire
experimental system.
A symbol rate of 1 kHz was chosen as a reasonable,
illustrative rate that avoids the complications introduced
by high speed timing. This rate corresponds tc a data rate
of 4000 bits per second or the equivalent of 500 ASCII
characters with parity per second. The highest frequency
required is the master clock which has only to run at
256 kHz to give ail the flexibility required.
The require! tiling functions include transmitter
and receiver symbol timing, data source clocking, and error
detector timing. The timing diagram (Fig. A. 33) illustrates
these relationships. References to line numbers in the
following iiscossion refer to lines of the timing diagram.
The mas-.er deck operates at 256 times the symbol period.
The smallest definable interval is one tick (period) of the






2. Ileal Detector Out
Ideal Comparator Out
4. Input Serial Data
Clock
5. Input Parallel Data
Latch Enable
(Tick 2)
6. Actual Symbol Tim it
g
7. Samole Detector Out
3. Sample Comparator Out
9. Out out Latch Enable
(Tick 252)
















23, 92, 156, 220)
Fig. A. 33. System Timing Diagram
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The ideal symbol (Line 1) defines a time frame
within which all other timing functions must, be defined.
Given the ideal symbol, the detector output would resemble
Line 2 and the comparator output would resemble Line 3. All
comparators will reach their final state before the en I of
the period and will remain high for some time into the
following symbol period. The actual waveforms are shifted
somewhat from the ideal to avoid the edge effects at the
symbol boundries. The definitive aiming standard is the
master clock.
The master clock defines 256 ticks per symbol which
may be divided or logically extracted to clock and time all
system Sanctions. Serial data must be clocked and latched
to present a u-tit parallel word to the modulator at the
beginning of the symbol period. The data estimate from the
detector decoders must be sampled at the end of the symbol
period. The input and output lata nust be latched, loaded
into shift registers, and clocked out for comparison. The
individual bits must be counted and, simultaneously, the
errors ius*. be counted. All handling and counting of lata
must be limei to occur when the data are valid.
3 9

The inverted % kHz timing output (Line 4) clocks the
serial data source and the input shift register. Since the
shift registers shift on the negative-going edge of the
clock, this signal is inverted to sake the data valid at the
tine the lata latch samples it. This input timing places a
new set of valid data in the input shift register 32 ticks
before the end cf the symbol period and leaves it there for
the first 32 ticks cf the following period.
The input parallel lata latch is enabled by tick 2
(Line 5). This timing marks the beginning of the actual
symbol period. It is not necessary to delay the symbol *o
tick 2, but tick 2 is used elsewhere and is convenient here.
Bith the symbol period defined by tick 2, the actual symbol
timing is as shewn on Line 7. Representative detector and
comparator outputs are shown on Lines 7 and 3 respectively.
The output lata must be sampled near the end of the
symbol period when tha comparators are nos: likely to be at
the final value. The output latch is enabled by tick 252
(Line 9) . Tick 252 also enables the input hold latch to
preserve the transmitted lata for comparison with the
received lata. The contents of the output data latch and
incut hold Latch are valid from tick 252 of the svmbol
99

period to tick 2 52 of the following period (Line 10). That
provides a stable sampling of the data for the comparison
shift registers to read.
The comparison shift registers load on tick 2 (Line
11) and shift e same rare as the input serial data
source (Line 12) . They, however, use the uncomplemented
clock which moves the bits uniformly throughout the symbol
period (Line 13). This uniform timing makes counting
convenient.
Both the bin counter and the error counter are
enabled approximately lidway during each of the four bit
intervals within the symbol period. The timing pulses occur
at ticks 28, 92, 156, and 220 (Line 1U) . Each of these four
ticks is counted as i data bit. An error is recorded only
if the error detector output is high during one of these
ticks.
2. Timing Svstei Hardware
The timing system has a
generator " c provide docking for
experimental system (Fig. A. 33) . The master clock is a
Bavetek .lot el 142 HP VCG Generator with a square pulse
cut cut at 25 6 kHz. The di viler provides eigh- binary
all sections of -he
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weighted outputs. The outputs from the combinational logic
circuit j:= t he timing pulses needed in both the
transmission and test systems.
v.= 3 ter









Pig. A. 39. Timing System 3lock Diagram
a. Clock Di7i fler
The clock divider is a pair of 74161' s cascaded
with cutouts from all divider stages. Seme of the outputs
ar€ available complemented to provide the signals required
by he t h the combinational logic of the pulse generator and
the synchronization of the experimental system. Figure A.uO
is the schematic diagram of the clock Iivider.
b. Pulse Generator Combinational Logic
The combinational logic curcuit is built around
74151 's, one-of-eigh t data selectors, which provide a
























Pig, A. 40. Clock Divider Circuit Diagram
a saall chip count. These chips, with -.he use of the
INHIBIT lire included, can generate any four-bit logic
function. The outputs of these lata selectors are combined
with AND gates to give the specific tick pulses required.
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The truth tables for the data selectors are in
Tab. II. The outputs of the selectors are sets of pulses
which can be combined to give the desired output pulses.
Figure A. 41 is the schematic diagram of the
combinational logic that generates the timing pulses. All
inputs come from the timer divider except the system CLEAR
and the STOP COUNT signals. The system CLEAR is a manually
activated clear signal used to reset the counters before
taking data. The 5T0? COUNT signal is from the carry out of
the last stage cf the data bit counter. This arrangement
counts 100,000 data bits and sets the flip flop to inhibit




Da-a Selector Truth Tables
Selector 1
32 1 54 123|Ou-
Selector 2











1 1 3 1 1
1 1
I
1 3 1 1
1 1 1
I
1 1 1 1
1 X X X
I
1 x X X
Selec tor 3 Selector 4
1 32 64 123 Out 1 5 2 4 8|Out
3 3 3 3| 3
1 3 3 3 1 I 1
1 3 3 3 1 3| 3
1 1 3 3 1 1 I 3
1 3 3 1 3 0|
1 3 1 3 1 3 11 o
1 1 3 1 1 3| 3
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1 X X x 3 1 X X X| 3
NOTE: Coluan headings are the binary weights of seiec-o
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The multiplexers of the general analog multiplexer
modulator require no:? control lines in general than the
number of data bits represented by each symbol. Some logic
is necessary between the data inputs and the multiplexer
ccn^rols.
The modulator logic and the receiver data decoder logic
arc related. The choice of an encoding scheme is arbitrary,
but once made, the logic at both ends is determined. While
the logic can be realized o'rher ways, a memory is
convenient. The scheme chosen for this research encodes the
first two bits of the input symbol in the amplitude
information and the Last two bits in the phase information.
The input data bits are a part of the address for a
programmable read only memory (SPRO.i) . The address for each
phasor is the same as the decoded symbol each phasor
represents (?ig. 3.1) . Each amplitude circle is binary
numbered from low to high. That binary number is the first
two bits. The four phase angles are binary numbered and
represented in the last two bits. That completely










X 0101 = '
X 000 1=1
1101 = 2 0110=6
•X X X X-
1010=A 0010=2
0100=4 1100=C
X X X X-
0000=0 1000=8 Cosine
X 001 1=3
X 01 1 1=7
X 1 01 1=3
X 1111=?
f Sine
Fig. B. 1. Phase Plane Address Codes
The same address pattern, rotated 45°, is used for the
rotate i phase plate z~> tsteilat ion. Another bit in the 2?ROM
=::ress selects between the two constellations. This
-
-*r- experimental convenience here, but
illustrates the flexibility one has with the general analog
multiplexer modulator.
3iver the address for each phascr, the 2PROW data at
<=ach aiiress is the control signal set needed to generate
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the desired phasor. The 4051 has three switch select lines
plus INHI3IT which nust be controlled. For -his
two-multiplexer modulator, an eight-bit word is needed at
each address. Arbitrarily the first four bits control the
cosine multiplexer and the last four bits control the sine
multiplexer. The first bit of each grou? is the INHIBIT
signal. The other three match the binary code of the switch
select lines. Figure 3.2 shows the 2P30M data pattern. The
full data word ot any possible phascr is made by
concatenating the cosine and sine parts as illustrated in
Fig. 3.3.
The program for the realization of the general analog
multiplexer modulator with the constellation on the
quadrature axes is in Tab. III. The program that rotates
the constellation by -i5° is in Tab. IV. Figures 3.4 and 3.5
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EP30J1 Proaraa - Case
EPROS Add:re s 5 EPROM Ou-:put Da*:a
Dec E[ei Bi na
-y 3inctry He x
3 3 3 3 C 3 3 3 3 3 3 1 3 3 1 3 3 3 4 3
1 1 3 3 3 3 3 3 3 3 1 1 3 3 3 3 3 1 1 8 3
2 3 2 3 3 3 3 3 3 3 1 3 3 3 1 1 1 3 3 3 3 8
3 3 3 3 3 3 3 3 3 3 1 1 1 3 3 3 3 1 3 3 8 4
U 3 4 c 3 3 3 3 3 3 1 3 3 3 1 3 1 1 3 3 3 5 3
5 5 c 3 3 3 3 3 3 1 3 1 1 3 3 3 3 3 1 3 3 2
6 3 6 3 3 3 3 3 3 3 1 1 3 3 3 1 3 1 3 3 3 2 8
7 3 3 7 3 3 3 3 3 3 3 1 1 1 1 3 3 3 3 1 3 1 3 5
6 3 3 3 3 3 3 n 3 3 1 3 3 3 3 1 1 3 1 3 3 3 5 8
9 3 3 9 3 3 3 3 3 3 1 3 3 1 1 3 3 3 3 3 3 1 3 1
1 3 3 3 A 3 3 3 3 3 3 1 3 1 3 3 3 3 1 1 3 3 3 1 3
1 1 3 3 3 3 3 3 3 3 3 1 3 1 1 1 3 3 3 3 1 1 3 3 6
1 2 3 C u 3 3 3 3 1 1 3 3 3 1 1 1 1 3 3 3 7 3
1 3 3 3 D 3 3 3 3 3 3 1 1 3 1 1 3 3 3 3 3 3 3 3 3
i
1 4 3 3 g 3 3 3 3 3 3 1 1 1 3 3 3 3 1 3 3 3 3 3
i




EP30M Program - Case 1
EPROM Address EPROH Output Data
Dec E[ei Bi natry I 3:.nar'jr He x
| 3 3 3 3 1 3 3 3 3 1 1 u 3
I
1 1 C 3 n 3 3 3 1 3 3 1 1 3 1 1 3 3
2 3 2 ) 3 3 3 1 3 3 3 1 1 3 1 3 3 3 '4
3 3 3 1 1 3 1 3 3 1 3 3 4 U
4 u 3 1 3 3 3 1 3 1 3 3 1 3 5 2
5 3 5 3 3 1 3 1 3 C 1 3 3 3 1 3 2 2
6 6 3 3 3 1 1 3 3 3 1 3 3 1 3 1 2 5
7 7 3 3 1 1 1 3 1 3 1 3 1 3 1 5 5
S 3 3 3 1 3 3 3 1 1 3 3 3 3 1 6 1
9 9 C 3 3 3 1 3 1 3 3 1 3 3 3 1 1 1
1 \ a o 3 3 3 1 3 1 3 3 3 1 3 1 1 3 1 6
1 1 3 3 3 1 J 1 1 3 1 1 3 3 1 1 3 6 6
1 2 C 3 3 3 3 1 1 3 3 3 1 1 1 3 3 3 3 7 3
1 3 D 3 3 1 1 3 1 3 3 3 3 3 3 3 3 3
1 u 3 a 3 3 1 1 1 3 3 3 3 3 1 1 1 3 7
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c.l Design and operation
of a simple circuit
useful as a modulator
to generate arbitrary
composite ASK and PSK
carriers.
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